Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
DATE
/
Paper
Built-In Generation of Weighted Test Sequences for Synchronous Sequential Circuits.
Irith Pomeranz
,
Sudhakar M. Reddy
Venue
A
DATE
Year
2000
Proceedings
DATE
DBLP record
conf/date/PomeranzR00 ↗
Browse the full
DATE paper archive
.