Design-for-Testability for Synchronous Sequential Circuits using Locally Available Lines.

Irith Pomeranz, Sudhakar M. Reddy

Browse the full DATE paper archive.