Using High-Level Synthesis to model System Verilog procedural timing controls.

Luca Ezio Pozzoni, Fabrizio Ferrandi, Loris Mendola, Alfio Antonino Palazzo, Francesco Pappalardo

Browse the full DATE paper archive.