Selectively Clocked CMOS Logic Style for Low-Power Noise-Immune Operations in Scaled Technologies.

Naran Sirisantana, Kaushik Roy

Browse the full DATE paper archive.