Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
DATE
/
Paper
A methodology for automated design of embedded bit-flips detectors in post-silicon validation.
Pouya Taatizadeh
,
Nicola Nicolici
Venue
A
DATE
Year
2015
Proceedings
DATE
DBLP record
conf/date/TaatizadehN15 ↗
Browse the full
DATE paper archive
.