Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
DATE
/
Paper
A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation.
Kris Tiri
,
Ingrid Verbauwhede
Venue
A
DATE
Year
2004
Proceedings
DATE
DBLP record
conf/date/TiriV04 ↗
Browse the full
DATE paper archive
.