Performance evaluation for system-on-chip architectures using trace-based transaction level simulation.

Thomas Wild, Andreas Herkersdorf, Rainer Ohlendorf

Browse the full DATE paper archive.