Statistical Model for Logic Errors in CMOS Digital Circuits for Reliability-Driven Design Flow.

Mohamed Abbas, Makoto Ikeda, Kunihiro Asada

Browse the full DDECS paper archive.