Parallel Memory Architecture for Arbitrary Stride Accesses.

Eero Aho, Jarno Vanne, Timo D. Hmlinen

Browse the full DDECS paper archive.