Memory elements based on minority-3 gates and inverters implemented in 90 nm CMOS.

Snorre Aunet, Amir Hasanbegovic

Browse the full DDECS paper archive.