Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
DDECS
/
Paper
Redundancy and Test-Pattern Generation for Asynchronous Quasi-Delay-Insensitive Combinational Circuits.
Aristides Efthymiou
Venue
C
DDECS
Year
2007
Proceedings
DDECS
DBLP record
conf/ddecs/Efthymiou07 ↗
Browse the full
DDECS paper archive
.