Debugging HDL designs based on functional equivalences with high-level specifications.

Alexander Finder, Jan-Philipp Witte, Grschwin Fey

Browse the full DDECS paper archive.