Power constraint testing for multi-clock domain SoCs using concurrent hybrid BIST.

M. H. Haghbayan, Saeed Safari, Zainalabedin Navabi

Browse the full DDECS paper archive.