Enhancing pipelined processor architectures with fast autonomous recovery of transient faults.

Marcus Jeitler, Jakob Lechner, Andreas Steininger

Browse the full DDECS paper archive.