Analysis of Noise Margins Due to Device Parameter Variations in Sub-100nm CMOS Technology.

Zhicheng Liang, Makoto Ikeda, Kunihiro Asada

Browse the full DDECS paper archive.