A Dual-Threaded Architecture for Interval Arithmetic Coprocessor with Shared Floating Point Units.

Virgil E. Petcu, Alexandru Amaricai, Mircea Vladutiu

Browse the full DDECS paper archive.