Optimal number and placement of Through Silicon Vias in 3D Network-on-Chip.

Thomas Canhao Xu, Pasi Liljeberg, Hannu Tenhunen

Browse the full DDECS paper archive.