A 512 kb SRAM in 65nm CMOS with divided bitline and novel two-stage sensing technique.

Xiang Zheng, Ming Liu, Hong Chen, Huamin Cao, Cong Wang, Zhiqiang Gao

Browse the full DDECS paper archive.