Reversible Logic Synthesis for Minimization of Full-Adder Circuit.

Hafiz Md. Hasan Babu, Md. Rafiqul Islam, Ahsan Raja Chowdhury, Syed Mostahed Ali Chowdhury

Browse the full DSD paper archive.