Automatic Design of Binary and Multiple-Valued Logic Gates on RTD Series.

Krzysztof S. Berezowski, Sarma B. K. Vrudhula

Browse the full DSD paper archive.