Formal Methods in Arithmetic Circuit Verification: A Brief History and Look into the Future.

Maciej J. Ciesielski

Browse the full DSD paper archive.