An Iterative Improvement Co-synthesis Algorithm for Optimization of SOPC Architecture with Dynamically Reconfigurable FPGAs.

Radoslaw Czarnecki, Stanislaw Deniziak, Krzysztof Sapiecha

Browse the full DSD paper archive.