Synthesis of Multivalued Logical Networks for FPGA Implementations.

Stanislaw Deniziak, Mariusz Wisniewski, Karol Wieczorek

Browse the full DSD paper archive.