Skip to content

Seesaw: An Area-Optimized FPGA Viterbi Decoder for PUFs.

Matthias Hiller, Leandro Rodrigues Lima, Georg Sigl

VenueCDSD
Year2014
ProceedingsDSD

Browse the full DSD paper archive.