Partially Reconfigurable Matrix Multiplication for Area and Time Efficiency on FPGAs.

Luo Jianwen, Jong Ching Chuen

Browse the full DSD paper archive.