Evaluation of Delay Fault Testability of LUT Functions for Improved Efficiency of FPGA Testing.

Andrzej Krasniewski

Browse the full DSD paper archive.