Concurrent Error Detection for a Network of Combinational Logic Blocks Implemented with Memory Embedded in FPGAs.

Andrzej Krasniewski

Browse the full DSD paper archive.