Functional Vectors Generation for RT-Level Verilog Descriptions Based on Path Enumeration and Constraint Logic Programming.

Tun Li, Yang Guo, GongJie Liu, Sikun Li

Browse the full DSD paper archive.