SAT can Ensure Polynomial Bounds for the Verification of Circuits with Limited Cutwidth.

Luca Mller, Rolf Drechsler

Browse the full DSD paper archive.