A Statistical Model for Estimating the Effect of Process Variations on Delay and Slew Metrics for VLSI Interconnects.

J. V. R. Ravindra, M. B. Srinivas

Browse the full DSD paper archive.