Using Dynamic Reconfiguration to Reduce the Area of a JPEG Decoder on FPGA.

Tiago Rodrigues, Mrio P. Vstias

Browse the full DSD paper archive.