Skip to content

On RTL Testability and Gate-Level Stuck-At-Fault Coverage Correlation for Scan Circuits.

Michal Rumplk, Josef Strnadel

VenueCDSD
Year2011
ProceedingsDSD

Browse the full DSD paper archive.