Skip to content

On Fault-Tolerant Microarchitectural Techniques for Voltage Underscaling in On-Chip Memories of CNN Accelerators.

Yamilka Toca-Daz, Nicols Landeros Muoz, Ruben Gran Tejero, Alejandro Valero

VenueCDSD
Year2023
ProceedingsDSD

Browse the full DSD paper archive.