Timing- / Power-Optimization for Digital Logic Based on Standard Cells.

Heinrich Theodor Vierhaus, Helmut Rossmann, Silvio Misera

Browse the full DSD paper archive.