Modeling and Analysis of Bus Contention for Hardware Accelerators in FPGA SoCs.

Francesco Restuccia, Marco Pagani, Alessandro Biondi, Mauro Marinoni, Giorgio C. Buttazzo

Browse the full ECRTS paper archive.