Hierarchical Test Analysis of VLSI Circuits for Random BIST.

G. Masseboeuf, J. Pulou, J. L. Rainard

Browse the full EDCC paper archive.