Dual-Core Architecture for PLC Channel Estimator and ASCET Equalizer in a FBMC Transmultiplexer.

Rubn Nieto, Ral Mateos, lvaro Hernndez, Edel Daz

Browse the full ETFA paper archive.