An unprotected RISC-V Soft-core processor on an SRAM FPGA: Is it as bad as it sounds?

Bruno E. Forlin, Wouter van Huffelen, Carlo Cazzaniga, Paolo Rech, Nikolaos Alachiotis, Marco Ottavi

Browse the full ETS paper archive.