Pipelined parallel test structure for mixed-signal SoCs.

Yang Jin, Hong Wang, Zhengliang Lv, Shiyuan Yang

Browse the full ETS paper archive.