Skip to content

A VHDL-based virtual test concept for pre-silicon test-program debug.

Marco Rona, Gunter Krampl

VenueBETS
Year2001
ProceedingsETW

Browse the full ETS paper archive.