A Novel SRAM-Cell Based Input Vector Monitoring Concurrent BIST Architecture.

Ioannis Voyiatzis, Costas Efstathiou, Hera Antonopoulou

Browse the full ETS paper archive.