A Formally Verified Static Hypervisor with Hardware Support for a Many-Core Chip.

Geoffrey Plouviez, Emmanuelle Encrenaz, Franck Wajsbrt

Browse the full EuroPar paper archive.