On acceleration of the check tautology logic synthesis algorithm using an FPGA-based reconfigurable coprocessor.

Jason Cong, John Peck

Browse the full FCCM paper archive.