Evaluating the Performance Efficiency of a Soft-Processor, Variable-Length, Parallel-Execution-Unit Architecture for FPGAs Using the RISC-V ISA.

Eric Matthews, Zavier Aguila, Lesley Shannon

Browse the full FCCM paper archive.