Fine-Tuning Loop-Level Parallelism for Increasing Performance of DSP Applications on FPGAs.

Emre zer, Andy Nisbet, David Gregg

Browse the full FCCM paper archive.