A machine-readable specification of analog circuits for integration into a validation flow.

Mingyu Ma, Lars Hedrich, Christian Sporrer

Browse the full FDL paper archive.