A Methodology for Automated Verification of Synthesized RTL Designs and Its Integration with a High-Level Synthesis Tool.

Nazanin Mansouri, Ranga Vemuri

Browse the full FMCAD paper archive.