Skip to content

Verifying global convergence for a digital phase-locked loop.

Jijie Wei, Yan Peng, Ge Yu, Mark R. Greenstreet

VenueBFMCAD
Year2013
ProceedingsFMCAD

Browse the full FMCAD paper archive.