Skip to content

A Coarse-Grained FPGA Architecture for High-Performance FIR Filtering.

James R. Anderson, Siddharth Sheth, Kaushik Roy

VenueAFPGA
Year1998
ProceedingsFPGA

Browse the full FPGA paper archive.