Early timing estimation for system-level design using FPGAs (abstract only).

Hugo A. Andrade, Arkadeb Ghosal, Rhishikesh Limaye, Sadia Malik, Newton Petersen, Kaushik Ravindran, Trung N. Tran, Guoqiang Wang, Guang Yang

Browse the full FPGA paper archive.